## Linear IC Converter

## CMOS

## D/A Converter for Digital Tuning <br> (12-channel, 8-bit, on-chip OP amp, low-voltage)

## MB88346L

## ■ DESCRIPITON

The Fujitsu MB88346L is an 8-bit D/A converter capable of low-voltage operation, and designed with a built-in amp on each of its 12 analog output lines for large-current drive capability.

The use of serial data input means that only three control lines are required, and enables cascade connection of multiple MB88346L chips.

The MB88346L is suitable for applications such as electronic volume controls and replacement of semi-fixed resistors in tuning systems.

In addition, the MB88346L is both function-compatible and pin-compatible with the MB88346B now in use, allowing easy substitution of the MB88346L for reduced supply voltage.

## FEATURES

- Low voltage operation (Vcc/Vdd: 2.7 to 3.6 V )
- Ultra-low power consumption ( $0.5 \mathrm{~mW} / \mathrm{ch}$ at $\mathrm{Vcc}=3 \mathrm{~V}$ )
- Ultra-compact space-saving package lineup (SSOP-20)
- Contains 12 -channel R-2R type 8 -bit D/A converter
- On-chip analog output amps (sink current max. 1.0 mA , source current max. 1.0 mA )
- Analog output range from 0 to Vcc
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
- Serial data input, maximum operating speed 2.5 MHz
- (maximum operating speed in cascade connection is 1.5 MHz )
- CMOS process
- Package lineup includes DIP 20-pin, SOP 20-pin, SSOP 20-pin.


## PACKAGES

20-pin Plastic DIP

(DIP-20P-M02)

20-pin Plastic SOP

(FPT-20P-M01)

20-pin Plastic SSOP

(FPT-20P-M03)

## MB88346L

PIN ASSIGNMENT
(Top view)


## PIN DESCRIPTION

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| 17 | DI | I | Serial address/data input to the internal 12-bit shift register: The <br> address/data format is that upper 4 bits (D11 to D8) indicate an <br> address and lower 8 bits (D7 to DO) indicate data. The D11 (MSB) is <br> the first-in bit and D0 (LSB) is the last-in bit. |
| 14 | DO | O | Outputs MSB bit data from 12-bit shift register. |
| 16 | CLK | I | Shift clock input to the internal 12-bit shift register: At the rising edge <br> of CLK data on the DI pin is shifted into the LSB of the shift register <br> and contents of the shift register are shifted right (to the MSB). |
| 15 | LD | I | Load strobe input for a 12-bit address/data: A high level on the LD pin <br> latches a 4--bit address upper 4 bits: D11 to D8) of the internal 12-bit <br> shift register into the internal address decoder, and writes 8-bit data <br> (lower 8 bits: D7 to D0) of the shift register into an internal data latch |
| 18 |  |  |  |
| selected by the latched address. |  |  |  |

## BLOCK DIAGRAM



## DATA CONFIGURATION

The MB88346L has a 12-bit shift register for chip control functions. The 12-bit shift register must be used to set up data in the configuration shown below.

The data configuration has a total of 12 bits, four for address selection and eight for D/A data output.

## 1. Shift Register Control Data Configuration



## 2. D/A Converter Control Signals

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D/A data output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong$ Vss |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong$ VLB |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong \mathrm{VLB} \times 2+\mathrm{VsS}$ |
| - | : |  | : | : | : | : | : |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\cong \mathrm{VLB} \times 254+\mathrm{Vss}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\cong \mathrm{VDD}$ |

$V_{L B}=\left(V_{D D}-V_{s S}\right) / 255$

## 3. Address Selection Signals

| D8 | D9 | D10 | D11 | Address selection |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Don't Care |
| 0 | 0 | 0 | 1 | $\mathrm{AO}_{1}$ selection |
| 0 | 0 | 1 | 0 | $\mathrm{AO}_{2}$ selection |
| 0 | 0 | 1 | 1 | $\mathrm{AO}_{3}$ selection |
| 0 | 1 | 0 | 0 | $\mathrm{AO}_{4}$ selection |
| 0 | 1 | 0 | 1 | $\mathrm{AO}_{5}$ selection |
| 0 | 1 | 1 | 0 | $\mathrm{AO}_{6}$ selection |
| 0 | 1 | 1 | 1 | AO 7 selection |
| 1 | 0 | 0 | 0 | AO8 selection |
| 1 | 0 | 0 | 1 | AO9 selection |
| 1 | 0 | 1 | 0 | AO10 selection |
| 1 | 0 | 1 | 1 | AO11 selection |
| 1 | 1 | 0 | 0 | AO12 selection |
| 1 | 1 | 0 | 1 | Don't Care |
| 1 | 1 | 1 | 0 | Don't Care |
| 1 | 1 | 1 | 1 | Don't Care |

## OPERATING DESCRIPTION

1. Timing Chart for Data Condition Setup
LD

## 2. Analog Output Voltage Range


$V_{c c}=V_{D D}$
$\mathrm{GND}=\mathrm{V}_{\mathrm{ss}}$

ABSOLUTE MAXIMUM RATINGS

| Prameter | Symbol | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Power supply voltage | Vcc | GND used as reference, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 | +7.0 | V |
|  | VDD* |  | -0.3 | +7.0 | V |
| Input voltage | Vin |  | -0.3 | $\mathrm{Vcc}+0.3$ | V |
| Output voltage | Vout |  | -0.3 | Vcc +0.3 | V |
| Power consumption | PD | - | - | 250 | mW |
| Operating temperature | Ta | - | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | - | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

*:Vcc $\geq$ Vdd
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Prameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Power supply voltage 1 | Vcc | - | 2.7 | - | 3.6 | V |
|  | GND | - | - | 0 | - | V |
| Power supply voltage 2 | VDD | Vdo - Vss $\geq 2.0 \mathrm{~V}$ | 2.0 | - | Vcc | V |
|  | Vss |  | GND | - | Vcc - 2.0 | V |
| Analog output source current | IAL | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | - | - | 1.0 | mA |
| Analog output sink current | IA | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | - | - | 1.0 | mA |
| Oscillator limiting output capacity | Cal | - | - | - | 0.1 | $\mu \mathrm{F}$ |
| Digital data value range | - | - | \#00 | - | \#FF | - |
| Operating temperature | Ta | - | -20 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with repect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics

(1) Digital Block
(VdD, $\mathrm{Vcc}=+2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}(\mathrm{Vcc} \geq \mathrm{VdD}), \mathrm{GND}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Prameter | Symbol | Pin | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power supply voltage | Vcc | Vcc | - | 2.7 | 3.0 | 3.6 | V |
| Power supply current 1 | Icc |  | Stationary (CLK signal stopped), no load | - | 1.2 | 3.0 | mA |
| Input leak current | lık | $\begin{gathered} \text { CLK } \\ \text { DI } \\ \text { LD } \end{gathered}$ | VIn $=0$ to Vcc | -10 | - | 10 | $\mu \mathrm{A}$ |
| L level input voltage | VIL |  | - | - | - | 0.2 Vcc | V |
| H level input voltage | VIH |  | - | 0.8 Vcc | - | - | V |
| L level output voltage | Vol | DO | $\mathrm{IoL}=2.5 \mathrm{~mA}$ | - | - | 0.4 | V |
| H level output voltage | Vor |  | Іон $=-400 \mu \mathrm{~A}$ | Vcc-0.4 | - | - | V |

## (2) Analog Block 1

| Prameter | Symbol | Pin | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power consumption | IDD | VDD | Maximum setting value from \#00 to \#FF | - | 0.6 | 1.5 | mA |
| Analog voltage | Vod | Vod | VDD - Vss $\geq 2.0$ | 2.0 | - | Vcc | V |
|  | Vss | Vss |  | GND | - | Vcc-2.0 | V |
| Resolution | Res | $\begin{gathered} \mathrm{AO}_{1} \text { to } \\ \mathrm{AO}_{12} \end{gathered}$ | - | - | 8 | - | bits |
| Monotonic increase | Rem |  | Vdd $\leq$ Vcc -0.1 V , Vss $\geq 0.1 \mathrm{~V}$, no load | - | 8 | - | bits |
| Nonlinearity error | LE |  |  | -1.5 | - | 1.5 | LSB |
| Differential linearity error | DLE |  |  | -1.0 | - | 1.0 | LSB |

Nonlinearity error: Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at " 00 " and output voltage at "FF."
Differential linearity error: Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.


Note: The value of $V_{A O H}$ and $V_{D D}$, and the value of $V_{A O L}$ and Vss are not necessarily equivalent.

## (3) Analog Block 2

| Prameter | Symbol | Pin | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Output minimum voltage 1 | Vaol1 | $\mathrm{AO}_{1}$ to AO12 | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=0 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | $V s s+0.1$ | V |
| Output minimum voltage 2 | Vaol2 |  | $\begin{aligned} & \hline \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAL }=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss - 0.2 | Vss | $V s s+0.2$ | V |
| Output minimum voltage 3 | Vaol3 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH = } 500 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | $V s s+0.2$ | V |
| Output minimum voltage 4 | Vaol4 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{Vss}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=0 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss - 0.3 | Vss | $V s s+0.3$ | V |
| Output minimum voltage 5 | Vaol5 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{Vss}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH = 1.0 mA } \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | $V s s+0.3$ | V |
| Output maximum voltage 1 | VAOH1 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=0 \mu \mathrm{~A} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.1 | - | VDD | V |
| Output maximum voltage 2 | VAOH2 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VsS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{AL}=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.2 | - | VDD | V |
| Output maximum voltage 3 | VAOH3 |  | $\begin{aligned} & \text { VDD }=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \text { Vss }=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH }=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.2 | Vdd | $V s s+0.2$ | V |
| Output maximum voltage 4 | VAOH4 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=1.0 \mathrm{~mA} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.3 | - | VDD | V |
| Output maximum voltage 5 | VAOH5 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{Vss}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH }=1.0 \mathrm{~mA} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.3 | Vdd | Vss + 0.3 | V |

## 2. AC Characteristics

| Prameter | Symbol | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Clock L level pulse width | tckL | - | 200 | - | ns |
| Clock H level pulse width | tck | - | 200 | - | ns |
| Clock rise time Clock fall time | $\begin{aligned} & \mathrm{tcr} \\ & \mathrm{tcf} \end{aligned}$ | - | - | 200 | ns |
| Data setup time | tDCH | - | 30 | - | ns |
| Data hold time | tснD | - | 60 | - | ns |
| Load setup time | tchl | - | 200 | - | ns |
| Load hold time | tldc | - | 100 | - | ns |
| Load H level pulse width | tLDH | - | 100 | - | ns |
| Data output delay time | too | See "• Load condition 1" | 70 | 600 | ns |
| D/A output settling time | tLDD | See "• Load condition 2" | - | 300 | $\mu \mathrm{s}$ |

- Load condition 1

- Load condition 2

- Input/output timing


Note: Decision levels: $80 \%$ and $20 \%$ of Vcc

## Vao vs. Iao CHARACTERISTICS: EXAMPLE


(Continued)
(Continued)


## MB88346L

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB88346LP | 20-pin Plastic DIP <br> (DIP-20P-M02) |  |
| MB88346LPF | 20-pin Plastic SOP <br> (FPT-20P-M01) |  |
| MB88346LPFV | 20-pin Plastic SSOP <br> (FPT-20P-M03) |  |

## PACKAGE DIMENSIONS


(Continued)

(Continued)


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am-5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

F9803
© FUJITSU LIMITED Printed in Japan

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

